



APPLICATION FOR UNITED STATES LETTERS PATENT

For

CROSS-THREAD REGISTER SHARING TECHNIQUE

First-Named Inventor:
Nicholas Samra

Prepared by:

BLAKELY SOKOLOFF TAYLOR & ZAFMAN LLP 12400 Wilshire Boulevard Seventh Floor Los Angeles, CA 90025-1026 (408) 720-8300

"Express Mail" mailing label number: EL867647751US
Date of Deposit:
I hereby certify that I am causing this paper or fee to be deposited with the United
States Postal Service "Express Mail Post Office to Addressee" service on the
date indicated above and that this paper or fee has been addressed to the
Assistant Commissioner for Patents, Washington, D. C. 20231 Christopher P. Marshall
(Typed or printed name of person mailing paper or fee)
(Signature of person mailing paper or fee)
(Date signed)

CROSS-THREAD REGISTER SHARING TECHNIQUE

FIELD

[0001] Embodiments of the invention relate to microprocessor architecture.

More particularly, embodiments of the invention relate to a technique for sharing register resources within a microprocessor.

In typical high-performance, superscalar microprocessors, one

BACKGROUND

[0002]

technique to improve performance is register renaming, in which logical registers referred to by the instructions are mapped onto a larger set of physical registers. This physical register mapping helps eliminate false dependencies that would exist in the logical register mapping. Traditionally, structures such as a register alias table (RAT) would store the logical-to-physical mappings, whereas another structure, such as a freelist table ("freelist"), would hold the unused or "free" physical registers until they are allocated and used by the rename unit. [0003] In multi-threaded processors, which have the ability to execute several threads concurrently, a technique for allocating physical registers from the freelist may use either a hard-partitioned freelist or shared one. A shared freelist technique usually requires a larger freelist table and associated logic but has a performance advantage of having all of the registers within the freelist available for one active thread if the processor is running in single-thread mode. A hardpartitioned freelist technique requires less hardware but can constrain performance, because the number of registers per thread is fixed.

[0004] An example of a prior art shared register allocation technique for a two-threaded processor is illustrated in Figure 1. When a register is allocated for either or both threads, it is read from the freelist 105 and written into the appropriate RAT 110 as a renamed register. Furthermore, a separate structure such as a Re-Order Buffer (ROB) 115 tracks allocated registers so that they can be returned to the freelist when no longer needed.

[0005] It would be difficult for the shared freelist itself to handle register deallocation, because there is no guaranteed retirement order between the two
threads. The number of entries in the freelist is equal to the number of physical
registers, and at reset, the freelist is initialized with each physical register
number. These initialized registers may then be allocated into the RAT of either
or both threads.

[0006] The amount of hardware necessary for a particular number of physical registers may be reduced with a hard-partitioned register allocation technique. A prior art example of a hard-partitioned register allocation technique is illustrated in Figure 2. The hard-partitioned register allocation technique of Figure 2 assigns which registers may be used for each thread. Furthermore, if a thread is dormant, its assigned registers are unused, which wastes physical register space as well.

[0007] In the prior art example of Figure 2, a RAT 210 and freelist 205 may be initialized with the physical register numbers, which allows each freelist to only to only track the registers not currently used by the RAT, thereby limiting the size of the freelist. Assuming that each thread retires instructions in program order,

each freelist can handle register de-allocation without an ROB, thus reducing the need for a separate structure to perform re-allocation.

[0008] The prior art example of Figure 1 maximizes the size of freelist that is available for a particular thread, but requires the use of extra hardware, namely the ROB, to re-allocate registers in the freelist. On the other hand, the prior art example of Figure 2 allows registers to be re-allocated in the freelist without the use of an ROB, but reduces the number of freelist entries available to a single thread.

[0009] BRIEF DESCRIPTION OF THE DRAWINGS

Embodiments of the invention are illustrated by way of example and not limitation in the figures of the accompanying drawings, in which like references indicate similar elements and in which:

[0010] Figure 1 illustrates a prior art register sharing technique for a multithreaded processor that maximizes the freelist space available for a single thread.

[0011] Figure 2 illustrates a prior art register sharing technique that reduces the use of extra hardware structures to re-allocate retired instructions in the freelist.

[0012] Figure 3 illustrates computer system in which at least one embodiment of the invention may be used.

[0013] Figure 4 illustrates a microprocessor architecture in which at least one embodiment of the invention may be used.

[0014] Figure 5 illustrates a register sharing technique in single-thread mode according to one embodiment of the invention.

[0015] Figure 6 illustrates a register sharing technique in multi-thread mode according to one embodiment of the invention.

DETAILED DESCRIPTION

[0016] Embodiments of the invention pertain to microprocessor architecture. More particularly, embodiments of the invention pertain to a register sharing technique within a microprocessor for multiple-threads of instructions that facilitates an optimal number of physical registers to be mapped to a desired number of logical registers without incurring significant hardware overhead.

[0017] In at least one embodiment of the invention, a technique is used that incurs hardware costs associated with a hard-partitioned register sharing technique but that makes more registers available to one thread when another thread is dormant.

[0018] Figure 3 illustrates a computer system in which at least one embodiment of the invention may be used. A processor 305 accesses data from a cache memory 310 and main memory 315. Illustrated within the processor of Figure 3 is one embodiment of the invention 306. Other embodiments of the invention, however, may be implemented within other devices within the system, such as a separate bus agent, or distributed throughout the system in hardware, software, or some combination thereof.

[0019] The main memory may be implemented in various memory sources, such as dynamic random-access memory (DRAM), a hard disk drive (HDD) 320, or a memory source located remotely from the computer system via network interface 330 containing various storage devices and technologies. The cache memory may be located either within the processor or in close proximity to the processor, such as on the processor's local bus 307. Furthermore, the cache

memory may contain relatively fast memory cells, such as a six-transistor (6T) cell, or other memory cell of approximately equal or faster access speed.

[0020] Figure 4 illustrates a microprocessor in which at least one embodiment of the invention may be used. The processor 400 has an execution unit 420, a scheduling unit 415, rename unit 410, retirement unit 425, and decoder unit 405.

[0021] In one embodiment of the invention, the microprocessor is a pipelined, super-scalar processor that may contain multiple stages of processing functionality in a series and/or parallel configuration. Accordingly, multiple instructions may be processed concurrently within the processor, each at a different pipeline stage. Furthermore, the execution unit may be part of an execution cluster in order to process instructions of a similar type or similar attributes, such as latency-tolerance. In other embodiments, the execution unit may be a single execution unit.

[0022] The scheduling unit may contain various functional units, including embodiments of the invention 413. Other embodiments of the invention may reside elsewhere in the processor architecture of Figure 4, including the rename unit 407.

[0023] Figure 5 illustrates a register sharing architecture according to one embodiment of the invention that facilitates an increase <u>in</u> the number of registers available in single-thread execution mode without incurring the hardware costs of a fully shared freelist architecture. This architecture initializes both RAT's 501, 502, corresponding to thread 0 and thread 1, respectively, with register renames regardless of whether the processor is in single-thread (ST) or

multi-thread (MT) mode. The freelist 505 is initialized with the remaining rename registers and checks the mode of the processor (ST or MT). If the processor is in MT mode, the freelist partitions itself so that each half of the freelist is available for a different thread. In ST mode, all registers in the freelist are available for the active thread.

[0024] In the embodiment of Figure 5, which includes two threads, eight logical registers per thread, and twenty-eight total physical registers 510, the initial state of the machine when in ST mode is also indicated. Particularly, the last eight entries of the physical register space are used for thread 1 (currently dormant), while the first twenty entries are available for thread 0.

[0025] If the processor switches from ST to MT mode, then the freelist partitions itself in half, with each half being used for a different thread. This is similar to the prior art hard-partitioned register sharing technique, the key difference being that the set of physical registers allotted to each thread will be dependent on the state of the freelist at the time of the ST-to-MT transition, rather than a predetermined set of physical registers per thread. This means that registers used by each thread in the physical register file will be dispersed randomly throughout the physical register file.

[0026] Figure 6 illustrates the state of the architecture after an MT to ST transition according to one embodiment of the invention. Particularly, in an MT to ST transition, the freelist 601 un-partitions itself and allows registers remaining in the freelist at that time to be allocated by the active thread. The dormant thread 605 will still have eight registers allocated in the physical register file in random

positions (and unusable by the active thread). The active thread 610 will again have twenty physical registers with which to map the eight logical registers.

[0027] Various aspects of embodiments of the invention may be implemented using complimentary metal-oxide-semiconductor (CMOS) circuits and logic devices (hardware), while other aspects may be implemented using instructions stored on a machine-readable medium (software), which if executed by a processor, would cause the processor to perform a method to carry out embodiments of the invention. Furthermore, some embodiments of the invention may be performed solely in hardware, whereas other embodiments may be performed solely in software.

[0028] Figure 7 is a flow chart that illustrates various operations to perform at least one embodiment of the invention. At operation 701, the embodiment of the invention is in ST mode and initialized to allocate and rename eight registers within the physical register file. Furthermore, twelve more unused registers in the physical register file are listed in the freelist, to be used by the active thread. If the processor in which the embodiment of the invention of Figure 7 is performing switches to MT mode at operation 705, the freelist is divided in half at operation 710 and the second thread is free to use the registers indicated in its half of the freelist. If any of the registers are retired, the freelist reflects those registers at operation 715 accordingly, whether in MT or ST mode. If the embodiment of the invention illustrated in Figure 7 does not switch between MT and ST modes, the RAT and freelist are updated according to the registers used by subsequent instructions at operation 720.

[0029] While the invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications of the illustrative embodiments, as well as other embodiments, which are apparent to persons skilled in the art to which the invention pertains are deemed to lie within the spirit and scope of the invention.